Abstract: Digital implementation of current mode control (CMC) considers the outer voltage-loop in the digital domain, whereas the inner current-loop is kept either in the analog domain in mixed-signal CMC (MCMC) or in the digital domain in fully digital CMC (DCMC). Under finite voltage-loop sampling, this paper reports that the selection of sampling point can completely change the stability status of a boost converter with non-minimum phase behavior, particularly in presence of the effective-series-resistance (ESR) of the output capacitor. A discrete-time framework is proposed for fast-scale stability analysis in a boost converter, operating under continuous conduction mode (CCM). Further, discrete-time small-signal models are derived and design guidelines are proposed for both MCMC and DCMC architectures with enhanced stability for fast transient performance. Keeping in mind software-controlled digital CMC, a considerably large sampling delay is considered, and its effect on the performance and stability is discussed. A boost converter prototype is tested and various digital CMC schemes along the proposed design techniques are implemented using an field-programmable-gate-array (FPGA) device.
Introduction
Digital control offers various technical benefits, such as insensitivity to component variations and aging, flexibility to implement high performance control [1] , [2] , provision for real-time energy optimization [3] , faster time-to-market [4] , with the ability to integrate with other technologies [5] , and many more. However, there has been a little emphasis on analysis and design of high-frequency digital current mode control (CMC) of a non-minimum phase boost converter, in which the selection of a sampling mechanism can completely change the performance and stability scenario.
In the context of fixed-frequency pulse-width-modulated (PWM) DC-DC converters, compared to voltage-mode control (VMC), CMC can improve the closed-loop bandwidth and stability margin by using an additional current loop [6] . In current-mode digital PWM (DPWM), the voltage can be sampled once in a switching cycle because of its negligible ripple; however, it is difficult to sample the fast-changing inductor current with considerably large ripple with the switching frequency beyond a few hundreds of kHz.
Numerous techniques were proposed to design simple and costeffective digital CMC. The predictive CMC in [1] , [7] consider one sample of the inductor current and predict the current ripple based on the parameter information. Digital CMC technique in [8] considers one sample of the current loop but uses a slope compensation throughout. The open-loop DCMC architecture in [9] utilizes a realtime duty ratio computation technique to ensure sub-harmonic free operation. The real-time slope computation technique in [10] , [11] , [12] considers multiple samples of the inductor current for ripple emulation. An estimation based approach was proposed in [13] . However, due to limited current information, these techniques are not suitable for high-performance applications. Mixed-signal current mode control (MCMC) [14] , [15] , [16] utilizes a mixed-domain approach as discussed below. Fig. 1 shows the schematic of a DC-DC boost converter governed by the MCMC [14] scheme. The error voltage is sampled using an analog-to-digital converter (ADC) with the rate of the switching frequency Fs to generate ve [n] . The digital voltage controller Gc(z)
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Fig. 1: A synchronous boost converter governed by the MCMC scheme
is computed at the same rate of Fs, and an optional discrete-time ramp compensation v R may be used for stable periodic behavior, particularly for the duty ratio D > 0.5. Then the controller output is converted into an analog voltage v A using a digital-to-analog converter (DAC) to compare with the sensed inductor current i L . The inductor current is sensed by placing a high-side series resistance rs. The differential voltage across the resistor rs is converted into an equivalent single ended voltage using a fixed-gain (high-side) current sense amplifier (CSA) as shown in Fig. 1 .
Overview of interval-1 and interval-2 Sampling
In all commercial high-frequency digitally controlled DC-DC converter products (both IC as well as system levels), the output voltage is sampled using an ADC using the sampling rate same as the switching frequency. This indicates that the output voltage needs to be sampled once per switching cycle. Further, it is practically recommended that the output voltage sample should not be captured at the switching instant, which may introduce significant (switching) noise in the voltage controller. Thus the voltage sample can be captured before or after the switching instant as shown in Fig. 2 . In trailingedge digital pulse-width-modulation (DPWM), the former is known as interval-2 sampling and the latter as interval-1 sampling [17] , [18] . 1 In interval-2 sampling, the sampling point can be made close to the switching point for minimizing the delay, yet reducing noise injection. In interval-1, the sampling point should be carefully selected after the switching transient settles down, which may introduce a considerable delay.
A commercial digital controller can be hardware-or softwarebased [17] . The total delay for the hardware-based may be a fraction of the switching time period T [in Fig. 2 a] ; the same for the software-based may be comparable to T , and the control action is taken in the next switching cycle [shown in Fig. 2 c] . In interval-1 sampling, the sample is captured after the switching transient settles down. Thus the total delay may be larger than the on-time, and the control action is taken in the next switching cycle as shown in Fig. 2 b.
Past research efforts in [19] , [20] , [21] , [22] , [23] , [24] , [25] , [26] have analysed and modelled the fast scale stability status of CMC. Analytical stability boundary for different types of controllers in CMC are computed in [27] , [28] , [29] , [30] . However, they are limited to analog controllers. Nonlinear phenomena in a fully digital CMC boost converter in [31] was aimed to highlight current-loop sampling effects, in which output-voltage ripple was ignored. In presence of the effective series resistance (ESR) of the output capacitor, the output voltage ripple of a buck converter is continuous, and the effect of ESR on fast scale stability was reported in [32] . In spite of the ESR, the output ripple of a buck converter is continuous, and the fast-scale stability status will not be considerably affected by the selection of the sampling point -whether using interval-1 or interval-2 sampling -as long as the sampling delay is much smaller than the switching time period. However, this may not be the case for a boost converter in which ESR-induced jumps at switching instants result in the discontinuous output voltage ripple. Thus the motivation in this paper is mainly to explore the effect of selection of the (output voltage) sampling point on the fast-scale stability as well as the location of the right-half-plane (RHP) zero while operated under digital current mode control. Using approximate discrete-time models, theoretical analysis is carried out, and the analytical predictions are supported by experimental results. To the best of our knowledge, such investigations are reported for the first time in the context of a digitally controlled DC-DC boost converter. This paper is organized as follows. The effects of sampling is shown in Section II, and discrete-time models are derived. Fastscale stability analysis is carried out in Section III along with the design methods. Section IV extends the proposed framework to DCMC. Experimental results are presented in Section V. Section VI concludes the paper.
2
Modeling of Sampling Effects in Mixed-signal Current Mode Control in a Boost Converter
A synchronous boost converter operates under continuous conduction mode (CCM), which can take two feasible switch configurations namely interval-1 when the high-side switch is ON and interval-2, otherwise. The state-space models of these two configurations can be derived as follows:
where 
where α = R/ (R + rc) and u is the control input. For interval-1 sampling, u = 1, and u = 0 for interval-2 sampling.
Effect of sampling on small-signal behavior
Small-signal models can be derived by applying state-space averaging [33] using the model in (1). Considering small perturbations around an operating point, linearized small-signal model can be obtained in a compact form aṡ
where
, D being the steady-state duty ratio, F = (A 1 − A 2 ) X, and X = −A −1 Bv in . The control-tooutput transfer function using interval-2 sampling can be derived using (2) and (3) aŝ
where ∆ (s) = sL + rcD
Similarly, the control-to-output transfer function using interval-1 sampling can be derived using (2) and (3) aŝ
From (4) and (6), the location of the zero sz is written as
It is clear from (7) that the location of the RHP-zero sz remains unaffected by the ESR for interval-1 sampling whereas for interval-2 sampling, a larger ESR can push sz further right-side of the 's' plane. A boost converter circuit under MCMC is tested using the parameter set in Table 1 and a discrete-time proportional-integral (PI) voltage controller is considered, which is designed using MATLAB SISO toolbox to achieve 5 kHz closed-loop bandwidth and 60
• phase margin. Fig. 3 shows the (experimental) transient performance of a synchronous boost converter, with proportional and integral gains kp = 1 and k i = 0.01, for a step change in reference voltage from 4 V to 5 V at 2.9 V input. The response using interval-1 sampling exhibits poor phase margin (with a longer settling time of 1.2 ms) compared to that using interval-2 sampling (with 0.8 ms settling time), because the RHP-zero sz in (7) using the former is located closer to the imaginary axis compared to that using the later.
Effect of sampling on fast-scale instability
While interval-2 sampling offers superior performance over interval-1 sampling, a higher kp would still be needed to further increase the transient performance. With a higher gain kp = 5, Fig. 3 c and Fig. 3 d show the transient performance under the same test conditions as in Fig. 3 a. The figures show that the closed-loop converter using interval-2 sampling becomes unstable [shown in Fig. 3 d] , whereas the converter remains stable using interval-1 sampling under the same operating condition as shown in Fig. 3 c. This 1 , Santanu Kapat 2 * Accepted for publication in the IET Power Electronics is an important observation using test results of a practical boost converter circuit, which requires theoretical analysis to understand underlying nonlinear phenomena and the effect of sampling point in fast-scale stability of the closed-loop converter. Unfortunately, the small-signal transfer functions in (4) and (6) cannot be used to predict such instability; thus discrete-time models would be needed.
Discrete-time Modeling
The inductor current i L can be assumed to vary linearly with time, which can be written as
where i int is the initial value of i L , and
The rising and falling slopes of i L are denoted by m 1 and m 2 . During the duty interval (or interval-1), the output capacitor can be assumed to be linearly discharged by the constant load current, and the output voltage would linearly decreases. Thus the capacitor dynamics can be approximated as
During interval-2, i L falls linearly, consequently, the capacitor voltage vc varies quadratically, which is written as
where v int is the initial value of vc, i 1 is the initial value of i L during interval-2. Let the inductor current i L and the capacitor voltage vc at the sampling point be i L [n] and vc[n], and those after the time duration of T be i L [n + 1] and vc[n + 1], respectively. Here the physical sampling point and the stroboscopic sampling point are considered to be the same. Referring to Fig. 2 a, the complete discrete-time models under the trailing-edge using interval-2 sampling can be derived by using (8)-(11) with interval-2 followed by interval-1 followed by interval-2 as
(12) By following the similar procedure and referring to Fig. 2 b, the complete discrete-time models of trailing-edge interval-1 sampling can be derived as 
Discrete-time duty ratio formulation
where mc is the slope of the compensating ramp v R as shown in Fig. 1 . In interval-1 sampling and interval-2 sampling with one cycle delayed action, the voltage loop is sampled in the previous cycle. Therefore, vcon[n] in (14) will be replaced by vcon[n − 1]. Thus, the duty ratio expression becomes
Discrete-time small-signal modeling
Discrete-time small-signal transfer functions using interval-2 and interval-1 can be obtained by considering small-signal perturbations in (12) and (13) followed by linearization. Under interval-2 sampling, the discrete-time control-to-output transfer function can be derived using (12) as
where I is the identity matrix, and the matrix elements are
where T 2 = DT ; Vo and I L are the output voltage and inductor current at steady state. The load current is taken as io = vc[n]/R. A comparative study of frequency response using the proposed discrete-time small-signal control-to-output transfer function of a boost converter is shown in Fig. 4 a, which accurately matches with SIMPLIS simulation. Thus the proposed model can be used for direct digital control design.
In MCMC, the current-loop is in analog domain, and the currentloop control-to-output transfer function can be derived using (12) and (14) with mc = 0 as
and
(21) The current-loop control-to-output transfer function is compared that using SIMPLIS simulation, and a comparative frequency response 3.1 Stability analysis using different sampling mechanisms Accepted for publication in the IET Power Electronics study is shown in Fig. 4 b. This shows that the proposed model closely matches with SIMPLIS simulation. The proposed discretetime framework can be also extended to an isolated buck-boost converter or the Flyback converter by modifying the rising and falling slopes of the inductor current accordingly. However, for brevity, fast-scale stability analysis using the proposed framework is restricted to an MCMC boost converter.
In the subsequent section, it is shown that the proposed discretetime models can be used to derive closed-form stability conditions using different sampling mechanisms.
Fast-scale Stability Analysis and Design Methods with Enhanced Stability Boundary
Consider that the voltage controller Gc(z) in Fig. 1 is a discrete-time proportional-integral (PI) controller as follows stays within the zero-error-bin (ZEB), the PI controller output vcon becomes constant, and the zero-inputstability condition can be shown to be the same as that using analog CMC [32] . However, it is necessary to analyze the fast-scale stability of the complete closed loop system including the voltage loop dynamics. In a discrete-time PI controller, the fast-scale dynamics is mainly governed by the proportional gain kp, and the integral gain k i has insignificant impact on fast-scale stability [34] , [35] . This is because the zero contributed by the PI controller is placed at a low frequency, which is primarily responsible for eliminating the steady state error. Therefore, the rest of the paper is focused on computing the fast-scale stability boundary with kp only.
Stability analysis using different sampling mechanisms
Interval-2 sampling:
Using (12), (14) , and (22) with mc = 0 and t 1 = 0, the current-loop model can be derived, and the perturbed discrete-time current-loop model becomeŝ
where β = (m 1 + m 2 )/m 1 . Using (12), (14) , and (22), the perturbed discrete-time voltage-loop model can be derived aŝ 
where D, I L , and Vo are the steady-state duty ratio, inductor current, and output voltage, respectively. For sake of brevity, t 1 = 0 in (23) and (24); thus the characteristic equation can be derived by applying Z−transform as follows
Calculating eigenvalues λ i from (26) and ensuring that each λ i satisfies |λ i | < 1, the stability boundary can be derived as
Using the parameter set in Table 1 , a stability surface is numerically plotted as shown in Fig. 5 Table 2 . This indicates that the stability boundary decreases with increasing rc and/or decreasing v in , which is consistent with the plot in Fig. 5 .
Interval-1 sampling:
Using (13), (15) , and (22) with mc = 0, the perturbed discrete-time current-loop model can be obtained aŝ
Similarly, using (13), (15) , and (22), the perturbed discrete-time voltage-loop model can be derived aŝ
(29) Using (28) and (29) followed by applying Z transform, the characteristic equation can be derived as
Calculating the eigenvalues from (30) and ensuring their stability conditions, two ranges of kp are found as follows
Using (31) and (32), the stable range of kp can be found using kp = min {k p1 , k p2 }. Using the parameter set in Table 1 , a stability surface is numerically obtained using (31) and (32) as shown in Fig. 6 . Here v in is varied from 1.85 V to 2.25 V and rc is varied from 35 mΩ to 50 mΩ. The region below the surface in Fig. 6 implies the stable region.
Fig. 7: Stability boundary of a boost converter under interval-2 sampling with one cycle delayed control action
Interval-2 sampling with one cycle delayed control action:
Using (12), (15), and (22) with mc = 0 and t 1 = 0, the perturbed discrete-time current-loop model can be obtained aŝ
Using (12), (15) , and (22), the perturbed discrete-time voltage-loop model can be derived aŝ
(34) Using (33) and (34) followed by applying Z transform, the characteristic equation can be derived as
(35) The Jury stability criteria in [36] can be used to obtain the stability boundary using the characteristic polynomial in (35) which represents a fourth-order polynomial in z. Thus it would be cumbersome to analytically obtain the eigenvalues and to find individual stability boundaries. Rather, a graphical method is adopted to analyze the stability status of a boost converter under MCMC. Using the parameter set in Table 1 , a stability surface is numerically plotted as shown in Fig. 7 , in which the region below the surface indicates the stable region.
While deriving discrete-time models in this paper, linear inductor current dynamics and quadratic capacitor voltage dynamics are considered, and such approximations are good enough to capture underlying behavior of a practical converter. In all the cases under MCMC, closed-form stability results are found to be consistent with the simulation as well as experimental results. However, the above approach may be not straightforward for a higher-order converter with the order three or more, for example of SEPIC and Cuk converters. For such cases, the level of complexity the discretetime model would drastically increase and become unmanageable, perhaps impossible for the derivation of the closed-form stability results. For such cases, the proposed discrete-time models need to be further simplified assuming output voltage ripple to be linear and primarily dominated by the ESR.
Validation Using an Accurate Model
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A comparative study of stability boundaries:
It is apparent from Figs. 5 and 6 that the stable range of kp is much higher using interval-1 sampling than that using interval-2 sampling. Thus interval-2 sampling, while reducing the RHP zero effect a little bit, suffers from fast-scale instability using a higher proportional gain, which is consistent with the experimental case study presented in Sec. 2.2. However, it is difficult to capture clean output voltage sample using interval-1 sampling for a narrow duty ratio operation. In such cases, interval-2 sampling with a delayed switching action may be preferred. Interestingly, the numerical stability in Fig. 7 indicates that interval-2 sampling with one cycle delay can achieve a larger stability boundary with that using interval-2 sampling without switching delay as shown in Fig. 5 . Thus a software-based digital controller can offer an enhanced stability boundary; however, an additional one cycle delay will degrade the closed-loop small-signal bandwidth and stability margins, compared to those using hardwarebased digital controllers. Also the stable range of kp using interval-2 sampling may not be sufficiently high to meet desired transient performance; thus it is necessary to identify methods to enhance the stability boundaries.
Validation Using an Accurate Model
In the previous section, stability boundaries under different sampling mechanisms are derived analytically. However, it is also required to validate the analytical boundaries numerically using more accurate models. State-space models of a CCM boost converter under interval-2 sampling can be obtained for individual switch states. Using their solutions with the respective time intervals, the discretetime map can be derived over the switching period as
(36) Using the Taylor series approximation and considering t 1 = 0, the above discrete-time model can be simplified as [19] Accepted for publication in the IET Power Electronics 
(38) Using the accurate model in (37), the duty ratio expression in (14) , the discrete-time PI controller in (22) , the system parameters in Table 1 with ESR rc = 35 mΩ, stability boundaries under interval-2 sampling are computed numerically and compared in Table 3 with those obtained using approximate models. A comparative study shows close agreements between the theoretical predictions and numerical results. By following the similar methodology, a comparison study can be carried out using other sampling techniques.
Stability Boundary Enhancement using Interval-2 Sampling
It is apparent from Figs. 5 and 6 that the stability boundary using interval-2 sampling seems to be considerably smaller than that using interval-1 sampling. Thus it is interesting to investigate whether a ramp compensation can help to enhance the stability boundary for the former. Following the similar methodology in Sec. 3.1, the eigenvalues of the characteristics equation in (26) can be obtained under interval-2 sampling. Then the stable range of kp can be derived as
.
(39) It is found from (39) that a ramp compensation under interval-2 sampling can enhance the range of kp, compared to that for the uncompensated case in (27) , by an amount
Using (27) and (39), stability boundaries under interval-2 sampling are numerically computed in Table 4 with varying input voltage using the parameter set in Table 1 with ESR rc = 35 mΩ. Also the enhanced stability boundary using a ramp compensation with a slope mc is shown in Fig. 8 . This figure along with the quantitative results in Table 4 clearly indicate that an additional ramp compensation can significantly enhance the stability boundary under interval-2 sampling. The required ramp can be generated inside the digital platform, for example, an FPGA device is used in this paper. However, the staircase effects of the digital ramp need to meet the required ramp resolution as discussed in [15] , [32] in order to avoid any limit cycle oscillation due to finite quantization. However, a higher ramp slope may degrade the closed-loop bandwidth. Thus the required ramp slope needs to be carefully selected. An alternative approach is to consider a dynamic ramp compensation, in which the ramp can be disabled during a transient recovery phase and needs to be enabled near the operating point. This can be realized using a digital platform, which also requires to implement a logic circuit to identify a transient and/or a steady-state operation.
Extension to Fully Digital CMC
In a high-frequency fully digital CMC (DCMC) scheme, both the inductor current and the output voltage are sampled using the same rate of the switching frequency Fs. Then an emulated ramp with the slope mx is added with the sampled inductor current to closely retain the ripple current information [1] , [8] . Here the discrete-time duty ratio d[n] during the n th switching cycle is computed based on the signals sampled during the previous switching cycle, which can be written as
Using (12), (22), and (41) with t 1 = 0, the perturbed discrete-time current-loop model can be obtained aŝ
Similarly, using (12), (22) , and (41), the perturbed discrete-time voltage-loop model can be derived aŝ
Using (42) and (43) followed by applying Z transform, the characteristic equation can be derived as
where γ 5 ′ = αγ 3 /mx and γ 6 = γ 3 /mx. Applying the Jury stability criteria using (44), an analytical stability boundary of DCMC boost converter can be obtained. Using the parameter set in Table 1 , a stability surface is numerically plotted as shown in Fig. 9 . The emulating slope mx is chosen as mx = 1.8 × m 1 , where m 1 is the rising slope of the inductor current. The region below the surface indicates the stable region. The stable range of kp decreases with decreasing input voltage v in and nearly becomes zero at 1.85 V input, below which the closed-loop DCMC becomes inherently unstable. This requires a higher ramp slope mx to achieve stable periodic behaviour for the input voltage below 1.85 V. The accurate ramp slope can be computed using (44) followed by applying the Jury stability criteria. It can also be shown that a higher mx would further increase the stable range of kp which would be needed to improve the transient performance.
From the above investigation, it is found that the required ramp slope would be higher than the actual inductor current-slope as well as higher than the required slope reported in [8] , particularly using a higher proportional gain. Thus it is not needed to estimate the actual inductor current slope information as reported in [1] while considering the effect due to the output voltage ripple under finite voltage-loop sampling.
The above analysis is limited to interval-2 sampling with one cycle delayed control action. Following the similar methodology in Section 3.1, stability analysis can be carried out for DCMC using interval-1 sampling along with one cycle delayed control action.
5
Hardware Implementation
A boost converter prototype has been made and both the MCMC and DCMC techniques have been implemented using a Virtex-5 FPGA kit. Figure 10 shows a picture of the hardware setup that includes an FPGA board for digital control implementation, a boost converter power circuit, and a signal conditioning board (SCB). For the inductor current sensing, a high-side series resistance rs = 20 mΩ is used. The voltage drop across the resistor is sensed by a CSA (ADM4073), which has a gain of 20. In the SCB prototype, a 10-bit differential pipeline ADC (AD9215) is used to sample the error voltage ve under MCMC. To reduce the common mode noise, the ADC is followed by a differential amplifier (AD8138) which converts the single ended error voltage into the differential form to reduce the common mode noise. For fully digital CMC implementation, either the same ADC can be used in a time-multiplexed mode (using an analog MUX) or an additional ADC may be considered for sampling the sensed inductor current i L . This 10-bit ADC has an input voltage 1 , Santanu Kapat
*
Accepted for publication in the IET Power Electronics span of 2 V which results in 2 mV voltage resolution. In the MCMC scheme, using the 10-bit signed error-voltage data, a discrete-time PI controller is implemented using fixed-point arithmetic using a compatible word-length for the (controller) output data. However, the output data-size has been reduced using the round-off quantization to match the word-length of the 12-bit digital-to-analog DAC converter (AD9762) to generate the analog current reference v A . The current reference is then compared with the sensed inductor current using an analog comparator (TLV3501) as shown in Fig. 1 . While an analog comparator offers infinite resolution, the duty ratio resolution is still limited by the finite voltage and/or clock resolution of the DAC. To keep the error output voltage within the ADC zero-error bin, a digital controller clock of 100 MHz frequency is used in this paper, which meets the DAC resolution requirement as reported in [32] under MCMC. Thus no additional stability problem was found due to the ADC quantization under MCMC. A nominal set of power circuit parameters in Table 1 is considered here and the reference voltage v ref = 3.3 V is considered for all the test results. The discrete-time PI controller is designed using MATLAB SISO toolbox, using small-signal models in Sec. 2.5, to achieve 60
• of phase margin and 5 kHz of closed-loop bandwidth. To demonstrate the effects of the proportional gain kp on the converter stability, test results are taken for different values of kp. For all the experimental case studies, the discrete-time integral gain k i = 0.01 and the reference voltage is taken as v ref = 3.3 V. Fig. 11 shows the steady state stability status of a synchronous boost converter governed by the MCMC scheme. For a lower proportional gain kp = 1, the system is stable as shown in Fig. 11 a, and the FFT of the inductor current renders the fundamental and the harmonics. However, using a higher gain with kp = 5, Fig. 11 b shows that for the same reference switching clock used in Fig. 11 a, the effective time period of the closed-loop MCMC boost converter seems to become twice of the reference switching period. This clearly indicates fast-scale or sub-harmonic instability, which is evident from the FFT trace of the inductor current as shown Fig. 11 b. Thus the current ripple becomes twice of its desired value, which is unacceptable. Now a ramp compensation with a slope mc = 0.015 A/µs is used, which is calculated using (39). Experimental result in Fig. 11 c demonstrates that the calculated mc can stabilize the closed-loop boost converter even with a higher kp. This is consistent with the analytical prediction as discussed in Sec. 3.3. Fig. 12 shows the transient performance of a synchronous boost converter under MCMC using interval-2 sampling for a step change in load current from 0.6 A to 3.2 A at 2.25 V input. A smaller gain kp = 1 achieves a stable periodic operation; however this result in slower transient response with 0.7 ms setting time and 800 mV voltage undershoot as shown in Fig. 12 a. The performance can be improved using a larger gain kp = 11 as shown in Fig. 12 b with 0.3 ms settling time and 600 mV voltage undershoot; however, this results in sub-harmonic instability. Stable behaviour is achieved using a ramp compensation with a slope mc = 0.013 A/µs with kp = 11, which also retains the improved transient performance as shown in Fig. 12 c . Fig. 13 a shows the transient performance of the MCMC boost converter using interval-1 sampling. This clearly shows stable periodic behaviour even using a higher gain of kp = 11 without the need of a ramp compensation. This also retains the fast transient performance with 0.3 ms settling time and 600 mV voltage of undershoot, which is consistent with the numerical stability plot in Fig. 6 . It is apparent from Fig. 12 c and Fig. 13 a that under the same controller gains, the transient performance using interval-1 sampling is more or less the same that using interval-2 sampling with a ramp compensation. Thus either of the sampling techniques can be used. Fig. 13 b shows the transient performance of a boost converter under interval-2 sampling with one cycle delayed control action. This shows stable periodic behaviour can be achieved even using a higher gain with kp = 11 without the need of a compensating ramp.
Mixed-signal CMC
Steady State Behaviour under Interval-2 Sampling:
Load Transient Response:
Thus one cycle delayed control action using interval-2 sampling (in Fig. 2 c) can achieve a larger stability boundary compared to that without a delayed control action (in Fig. 2 a) , in which interval-2 sampling requires a ramp compensation for stabilization. This is consistent with the numerical stability boundaries in Figs. 5 and 7 along with the predicted behaviour as discussed in Sec. 3.1. However, the additional delay using interval-2 sampling with delayed control action can reduce the small-signal bandwidth and the stability margins.
Performance Comparison
Transient performances using different sampling mechanisms are measured and compared in Table 5 using a proportional gain kp = 11 at v in = 2.2 V . The load resistance is varied from 4.7 Ω − 1 Ω. It is found that using a higher kp, the conventional interval-2 sampling technique [16] , [15] , [32] suffers from poor stability margin compared to those using interval-1 sampling as well as interval-2 with one cycle delayed control action. Thus, a ramp compensation is needed to enhance the stability margin under interval-2 sampling, which can be computed using (40). Load and line regulations using interval-2 sampling (conventional controller), interval-2 sampling with one cycle delayed control action, and interval-1 sampling are measured, which are tabulated in Table 6 . For measuring line regulation, v in is varied from 1.2 V to 2.85 V at full load with 1.9 V as the nominal input voltage. For measuring load regulation, the load current is varied from 0.7 A to 3.3 A. Therefore, from the regulation point of view, all the three techniques seem to be comparable. 
Fully Digital CMC
In the fully digital CMC scheme, the error voltage and the inductor current are sampled at the rate of switching frequency Fs. The inductor current and the output voltage are sampled at n th switching cycle and the control action can be taken in the subsequent switching cycle. However, with kp = 5, this results in subharmonic instability using the emulated slope same as the rising slope of the inductor current, i.e,. mx = m 1 as shown in Fig. 14 a. The FFT trace shows a spectral peak at 50 kHz (sub-harmonic component). If the emulated slope magnitude is increased to mx = 0.352 A/µs using the stability criteria in (44), stable period behaviour can be restored as shown in Fig. 14 b. Thus a higher value of mx can enhance the stable range of kp, which is needed to improve the transient performance.
Conclusion
In this paper, a discrete-time framework was proposed in a digitally current-mode controlled synchronous boost converter which exhibits discontinuous voltage ripple in presence of the capacitor ESR. This would result in completely different stability status using interval-1 and interval-2 sampling methods under MCMC, and this fact was established using a theoretical analysis. Further, design methods were proposed to enhance stability boundary to achieve fast transient performance. The proposed discrete-time framework was extended to fully digital CMC for enhanced stability. A prototype boost converter was tested, and the theoretical predictions were verified experimentally. The proposed analysis and design methods would be useful for digital power supply designers.
